月流量10g的网站,wordpress多站点搭建,上海市场监督管理局,专门做酒店网站实现乘除
修改框架 EX#xff1a;实现带符号乘除法和无符号乘除法
HiLo寄存器#xff1a;用于存放乘法和除法的运算结果。Hi、Lo为32bit寄存器。电路描述与实现RegFile思想一致
仿真 代码
DataMem.v
include define.v;
module DataMem(input wire clk,input…
实现乘除
修改框架 EX实现带符号乘除法和无符号乘除法
HiLo寄存器用于存放乘法和除法的运算结果。Hi、Lo为32bit寄存器。电路描述与实现RegFile思想一致
仿真 代码
DataMem.v
include define.v;
module DataMem(input wire clk,input wire ce,input wire we,input wire [31:0] addr,input wire [31:0] wtData,output reg [31:0] rdData
);reg [31:0] datamem [1023 : 0];always(*) if(ce RamDisable)rdData Zero;elserdData datamem[addr[11 : 2]]; always(posedge clk)if(ce RamEnable we RamWrite)datamem[addr[11 : 2]] wtData;else ;endmodule
define.v
define RstEnable 1b1
define RstDisable 1b0
define RomEnable 1b1
define RomDisable 1b0
define Zero 0
define Valid 1b1
define Invalid 1b0
//I
define Inst_ori 6b001101
define Inst_addi 6b001000
define Inst_andi 6b001100
define Inst_xori 6b001110
define Inst_lui 6b001111
define Inst_subi 6b001001//lw sw
define Inst_lw 6b100011
define Inst_sw 6b101011//beq bne
define Inst_beq 6b000100
define Inst_bne 6b000101//R
define Inst_r 6b000000
define Inst_add 6b100000
define Inst_sub 6b100010
define Inst_and 6b100100
define Inst_or 6b100101
define Inst_xor 6b100110
define Inst_sll 6b000000
define Inst_srl 6b000010
define Inst_sra 6b000011define Inst_jr 6b001000
//J
define Inst_j 6b000010
define Inst_jal 6b000011//12
define Inst_slt 6b101010
define Inst_bgtz 6b000111
define Inst_bltz 6b000001
define Inst_jalr 6b001001
define Inst_mult 6b011000
define Inst_multu 6b011001
define Inst_div 6b011010
define Inst_divu 6b011011
define Inst_mfhi 6b010000
define Inst_mflo 6b010010
define Inst_mthi 6b010001
define Inst_mtlo 6b010011//
define Inst_ll 6b110000
define Inst_sc 6b111000
define Inst_mfc0 6b000000
define Inst_mtc0 6b000000
define Inst_eret 6b011000
define syscall 6b001100define Nop 6b000000
define Or 6b000001
define Add 6b000010
define And 6b000011
define Xor 6b000100
define Lui 6b000101
define Sub 6b000110
define Sll 6b000111
define Srl 6b001000
define Sra 6b001001
define J 6b001010
define Jal 6b001011
define Beq 6b001100
define Bne 6b001101
define Jr 6b001110
define Lw 6b010000
define Sw 6b010001
define Bgtz 6b010010
define Bltz 6b010011
define Slt 6b010100
define Mult 6b010101
define Multu 6b010110
define Div 6b010111
define Divu 6b011000//MEM
define RamWrite 1b1
define RamUnWrite 1b0
define RamEnable 1b1
define RamDisable 1b0
EX.v
include define.v
module EX(input wire rst,//input wire [5:0] op,input wire [5:0] op_i, input wire [31:0] regaData,input wire [31:0] regbData,input wire regcWrite_i,input wire [4:0]regcAddr_i,output reg [31:0] regcData,output wire regcWrite,output wire [4:0] regcAddr,output wire [5:0] op,output wire [31:0] memAddr,output wire [31:0] memData,input wire [31:0] rhi,input wire [31:0] rlo,output reg whi, output reg wlo, output reg [31:0] hiData, output reg [31:0] loData ); assign op op_i;assign memAddr regaData;assign memData regbData;always(*)if(rst RstEnable)regcData Zero;elsebegin//case(op)case(op_i)Or:regcData regaData | regbData;Add:regcData regaData regbData;And:regcData regaData regbData;Xor:regcData regaData ^ regbData;Lui:regcData regaData;/*Lui:regcData regaData | regbData;*/Sub:regcData regaData - regbData;Sll:regcData regbData regaData;Srl:regcData regbData regaData;Sra:regcData ($signed(regbData)) regaData;J:regcData Zero;Jr:regcData Zero;Jal:regcData regbData;Beq:regcData Zero;Bne:regcData Zero;Bltz:regcData Zero;Bgtz:regcData Zero;Slt:regcData ($signed(regaData)$signed(regbData))?1b1:1b0;Mult:beginwhiValid;wloValid;{hiData,loData}$signed(regaData)*$signed(regbData);endMultu:beginwhiValid;wloValid;{hiData,loData}regaData*regbData;endDiv:beginwhiValid;wloValid;hiData$signed(regaData)%$signed(regbData);loData$signed(regaData)/$signed(regbData);endDivu:beginwhiValid;wloValid;hiDataregaData%regbData;loDataregaData/regbData;enddefault:regcData Zero;endcaseendassign regcWrite regcWrite_i;assign regcAddr regcAddr_i;
endmoduleHiLo.v
include define.v
module HiLo (input wire rst,input wire clk ,input wire [31:0] hiData,input wire [31:0] loData,input wire whi ,input wire wlo ,output reg [31:0] rhi,output reg [31:0] rlo
);reg [31:0]hi,lo;//????always (*)if(rstRstEnable)beginrhi Zero;rlo Zero;endelsebeginrhi hi;rlo lo;endalways(posedge clk)if (rst RstDisable whiValid)hihiData;else ;always(posedge clk)if (rst RstDisable wloValid)loloData;else ;
endmoduleID.v
include define.v;
module ID (input wire rst, input wire [31:0] pc, //Jinput wire [31:0] inst,input wire [31:0] regaData_i,input wire [31:0] regbData_i,output reg [5:0] op, output reg [31:0] regaData,output reg [31:0] regbData,output reg regaRead,output reg regbRead,output reg regcWrite,output reg [4:0] regaAddr,output reg [4:0] regbAddr, output reg [4:0] regcAddr,output reg [31:0] jAddr, //Joutput reg jCe//J);wire [5:0] inst_op inst[31:26]; reg [31:0] imm;//Rwire[5:0] func inst[5:0]; //Jwire [31:0] npc pc 4;always(*)if(rst RstEnable)beginop Nop; regaRead Invalid;regbRead Invalid;regcWrite Invalid;regaAddr Zero;regbAddr Zero;regcAddr Zero;imm Zero;jCe Invalid;//JjAddr Zero;//Jendelse beginjCe Invalid;//JjAddr Zero;//Jcase(inst_op)Inst_ori:beginop Or; regaRead Valid;regbRead Invalid;regcWrite Valid;regaAddr inst[25:21];regbAddr Zero;regcAddr inst[20:16];imm {16h0, inst[15:0]};endInst_andi:beginop And; regaRead Valid;regbRead Invalid;regcWrite Valid;regaAddr inst[25:21];regbAddr Zero;regcAddr inst[20:16];imm {16h0, inst[15:0]};endInst_xori:beginop Xor; regaRead Valid;regbRead Invalid;regcWrite Valid;regaAddr inst[25:21];regbAddr Zero;regcAddr inst[20:16];imm {16h0, inst[15:0]};endInst_addi:beginop Add; regaRead Valid;regbRead Invalid;regcWrite Valid;regaAddr inst[25:21];regbAddr Zero;regcAddr inst[20:16];imm {{16{inst[15]}}, inst[15:0]};endInst_subi:beginop Sub; regaRead Valid;regbRead Invalid;regcWrite Valid;regaAddr inst[25:21];regbAddr Zero;regcAddr inst[20:16];imm {{16{inst[15]}}, inst[15:0]};endInst_lui:beginop Lui; regaRead Invalid;regbRead Invalid;regcWrite Valid;regaAddr Zero;regbAddr Zero;regcAddr inst[20:16];imm {inst[15:0],16h0};endInst_r:case(func)Inst_add:beginop Add; regaRead Valid;regbRead Valid;regcWrite Valid;regaAddr inst[25:21];regbAddr inst[20:16];regcAddr inst[15:11];imm Zero;endInst_or:beginop Or;regaRead Valid;regbRead Valid;regcWrite Valid;regaAddr inst[25:21];regbAddr inst[20:16];regcAddr inst[15:11];imm Zero;endInst_sub:beginop Sub;regaRead Valid;regbRead Valid;regcWrite Valid;regaAddr inst[25:21];regbAddr inst[20:16];regcAddr inst[15:11];imm Zero;endInst_and:beginop And;regaRead Valid;regbRead Valid;regcWrite Valid;regaAddr inst[25:21];regbAddr inst[20:16];regcAddr inst[15:11];imm Zero;endInst_xor:beginop Xor;regaRead Valid;regbRead Valid;regcWrite Valid;regaAddr inst[25:21];regbAddr inst[20:16];regcAddr inst[15:11];imm Zero;endInst_sll:beginop Sll;regaRead Invalid;regbRead Valid;regcWrite Valid;regaAddr Zero;regbAddr inst[20:16];regcAddr inst[15:11];imm {27b0,inst[10:6]};endInst_srl:beginop Srl;regaRead Invalid;regbRead Valid;regcWrite Valid;regaAddr Zero;regbAddr inst[20:16];regcAddr inst[15:11];imm {27b0,inst[10:6]};endInst_sra:beginop Sra;regaRead Invalid;regbRead Valid;regcWrite Valid;regaAddr Zero;regbAddr inst[20:16];regcAddr inst[15:11];imm {27b0,inst[10:6]};endInst_jr:beginop Jr;regaRead Valid;//rsregbRead Invalid;regcWrite Invalid;regaAddr inst[25:21];regbAddr Zero;regcAddr 5b11111;jAddr regaData;jCe Valid;imm Zero;endInst_jalr:beginop Jal;regaRead Valid;regbRead Invalid;regcWrite Valid;regaAddr inst[25:21];regbAddr Zero;regcAddr inst[15:11]; //jAddr regaData;jCe Valid;imm npc;endInst_slt:beginop Slt;regaRead Valid;regbRead Invalid;regcWrite Valid;regaAddr inst[25:21];regbAddr inst[20:16];regcAddr inst[15:11]; imm Zero;endInst_mult:beginop Mult;regaRead Valid;regbRead Valid;regcWrite Invalid;regaAddr inst[25:21];regbAddr inst[20:16];regcAddr Zero;imm Zero;end Inst_multu:beginop Multu;regaRead Valid;regbRead Valid;regcWrite Invalid; regaAddr inst[25:21];regbAddr inst[20:16];regcAddr Zero;imm Zero;end Inst_div:beginop Div;regaRead Valid;regbRead Valid;regcWrite Invalid;regaAddr inst[25:21];regbAddr inst[20:16];regcAddr Zero;imm Zero;end Inst_divu:beginop Divu;regaRead Valid;regbRead Valid;regcWrite Invalid;regaAddr inst[25:21];regbAddr inst[20:16];regcAddr Zero;imm Zero;end default:beginregaRead Invalid;regbRead Invalid;regcWrite Invalid;regaAddr Zero;regbAddr Zero;regcAddr Zero;imm Zero;endendcase//JInst_j:beginop J;regaRead Invalid;regbRead Invalid;regcWrite Invalid;regaAddr Zero;regbAddr Zero;regcAddr Zero;jAddr {npc[31:28], inst[25:0], 2b00};jCe Valid;imm Zero;end Inst_jal:beginop Jal;regaRead Invalid;regbRead Invalid;regcWrite Valid;regaAddr Zero;regbAddr Zero;regcAddr 5b11111;jAddr {npc[31:28], inst[25:0], 2b00};jCe Valid;imm npc;end//J Inst_beq:beginop Beq;regaRead Valid;regbRead Valid;regcWrite Invalid;regaAddr inst[25:21];regbAddr inst[20:16];regcAddr Zero;jAddr npc{{14{inst[15]}},inst[15:0],2b00};jCe(regaDataregbData)?Valid:Invalid; /* if(regaDataregbData)jCe Valid;elsejCe Invalid;*/imm Zero;end Inst_bne:beginop Bne;regaRead Valid;regbRead Valid;regcWrite Invalid;regaAddr inst[25:21];regbAddr inst[20:16];regcAddr Zero;jAddr npc{{14{inst[15]}},inst[15:0],2b00};jCe(regaData!regbData)?Valid:Invalid; /* if(regaData!regbData)jCe Valid;elsejCe Invalid;*/imm Zero;end Inst_bgtz:beginop Bgtz;regaRead Valid;regbRead Valid;//regcWrite Invalid;regaAddr inst[25:21];regbAddr inst[20:16];regcAddr Zero;jAddr npc{{14{inst[15]}},inst[15:0],2b00};jCe (regaData[31]0)?Valid:Invalid;imm 32b0; //endInst_bltz:beginop Bgtz;regaRead Valid;regbRead Valid;//regcWrite Invalid;regaAddr inst[25:21];regbAddr inst[20:16];regcAddr Zero;jAddr npc{{14{inst[15]}},inst[15:0],2b00};jCe (regaData[31]1)?Valid:Invalid; //imm 32b0; //endInst_lw:beginop Lw;regaRead Valid;regbRead Invalid;regcWrite Valid;regaAddr inst[25:21];regbAddr Zero;regcAddr inst[20:16];imm {{16{inst[15]}},inst[15:0]};endInst_sw:beginop Sw;regaRead Valid;regbRead Valid;regcWrite Invalid;regaAddr inst[25:21];regbAddr inst[20:16];regcAddr Zero;imm {{16{inst[15]}},inst[15:0]};end default:beginop Nop; regaRead Invalid;regbRead Invalid;regcWrite Invalid;regaAddr Zero;regbAddr Zero;regcAddr Zero;imm Zero;endendcase end/*always(*)if(rst RstEnable)regaData Zero;else if(regaRead Valid)regaData regaData_i;else regaData imm;always(*)if(rst RstEnable)regbData Zero; else if(regbRead Valid)regbData regbData_i;elseregbData imm; */
always(*) if(rst RstEnable) regaData Zero; else if(op Lw || op Sw) regaData regaData_i imm; else if(regaRead Valid) regaData regaData_i; else regaData imm; always(*) if(rst RstEnable) regbData Zero; else if(regbRead Valid) regbData regbData_i; else regbData imm;endmodule
IF.v
include define.v
module IF(input wire clk,input wire rst,input wire [31:0] jAddr,//Jinput wire jCe,//Joutput reg ce,
output reg [31:0] pc
);always(*)if(rst RstEnable)ce RomDisable;elsece RomEnable;
/* always(posedge clk)if(ce RomDisable)pc Zero;elsepc pc 4;
*/always(posedge clk)if(ce RomDisable)pc Zero;else if(jCe Valid)//Jpc jAddr;elsepc pc 4;
endmodule
InstMem.v
include define.v
module InstMem(input wire ce,input wire [31:0] addr,output reg [31:0] data
);reg [31:0] instmem [1023 : 0]; always(*) if(ce RomDisable)data Zero;elsedata instmem[addr[11 : 2]]; initialbegininstmem [0] 32h34011100; //ori r1,r0,1100h r1--32h0000 1100instmem [1] 32h34020020; //ori r2,r0,0020h r2--32h0000 0020instmem [2] 32h3403ff00; //ori r3,r0,ff00h r3--32h0000 ff00instmem [3] 32h3404ffff; //ori r4,r0,ffffh r4--32h0000 ffffinstmem [4] 32b000000_00001_00010_00000_00000_011001;//multu,r1,r2 22000instmem [5] 32b000000_00001_00010_00000_00000_011011;//divu,r1,r2 88instmem [6] 32h2005fffc; //addi r5,r0,fffc r5--32hffff fffcinstmem [7] 32h34060002; //ori r6,r0,0002h r6--32h0000 0002instmem [8] 32h3c071234; //lui r7,1234 r7--32h1234 0000instmem [9] 32b000000_00101_00110_00000_00000_011000; //mult r5,r6instmem [10] 32b000000_00101_00110_00000_00000_011010; //div r5,r6/*instmem [4] 32h2005ffff; //addi r5,r0,ffff r5--32hffff ffffinstmem [5] 32b000000_00101_00100_00110_00000_101010; //slt r6,r5,r4instmem [6] 32b000000_00100_00011_00110_00000_101010; //slt r6,r4,r3
*//* instmem [4] 32h3005ffff; //andi r5,r0,ffff r5--32h0000 0000instmem [5] 32h3806ffff; //xori r6,r0,ffff r6--32h0000 ffffinstmem [6] 32h2007ffff; //addi r7,r0,ffff r7--32hffff ffffinstmem [7] 32h3c081234; //lui r8,1234 r8--32h1234 0000instmem [8] 32h35095679; //ori r9,r8,5678 r9--32h1234 5679instmem [9] 32h212aa011; //addi r10,r9,a011 r10--32h1233 f68ainstmem [10] 32h306b1111; //andi r11,r3,1111 r10--32h0000 1100instmem [11] 32h254C1111; //subi r12,r10,1111 r12--32h1234 e579
*/
/*instmem [4] 32h00222820; //add r5,r1,r2 r5--32h0000 1120instmem [5] 32h00223025; //or r6,r1,r2 r6--32h0000 1120instmem [6] 32h00223822; //sub r7,r1,r2 r7--32h0000 10e0instmem [7] 32h00224024; //and r8,r1,r2 r8--32h0000 0000instmem [8] 32h00224826; //xor r9,r1,r2 r9--32h0000 1120instmem [9] 32h3c0affff; //lui r10,ffff r10--32hffff 0000instmem [10] 32h000a5840; //sll r11,ra,r10 r11--32hfffe 0000instmem [11] 32h000a6042; //srl,r12,ra,r10 r12--32h7fff 8000instmem [12] 32h000a6843; //sra r13,ra,r10 r13--32hffff 8000*/ /*instmem [4] 32h3401001c; //ori r1,r0,1chinstmem [5] 32b000000_00001_00000_11111_00000_001001;//jalr r31,r1instmem [6] 32h3405ffff; //ori r5,r0,ffffh instmem [7] 32b000000_00001_00010_00101_00000_100000;//add,R5,R1,R2 instmem [8] 32b000000_11111_00000_00000_00000_001000;//jr r31
*/
/*instmem [4] 32b000000_00001_00010_00101_00000_100000;//add,R5,R1,R2 instmem [5] 32h3405ffff; //ori r5,r0,ffffh instmem [6] 32b000000_00010_00011_00110_00000_100101;//or,R6,R2,R3 instmem [7] 32b000111_00101_00000_0000000000000001;//bgtz r5,1instmem [8] 32b000000_00001_00010_00110_00000_100101;//or,R6,R1,R2 00001120instmem [9] 32h2007ffff; //addi r7,r0,ffff r7--32hffff ffffinstmem [10] 32b000000_00011_00100_00110_00000_100101;//or,R6,R3,R4 //instmem [10] 32b000001_00111_00000_1111111111111101;//bltz r7,-3 instmem [11] 32b000001_00111_00000_1111111111111010;//bltz r7,-6*///(r1)0000 1100// 0000 0018//addr0000 1118 // 1000100011000 // 100 0100 0110 // 446H // 46H // 70//mem[70](r6)/*instmem[6]32b101011_00001_00110_0000_0000_0001_1000; //sw r6,0x18(r1)instmem[7]32b100011_00001_00111_0000_0000_0001_1000; //lw r7,0x18(r1)*///(r7)mem[70]end
endmodule
MEM.v include define.v;
module MEM(input wire rst, input wire [5:0] op,input wire [31:0] regcData,input wire [4:0] regcAddr,input wire regcWr,input wire [31:0] memAddr_i,input wire [31:0] memData, input wire [31:0] rdData,output wire [4:0] regAddr,output wire regWr,output wire [31:0] regData, output wire [31:0] memAddr,output reg [31:0] wtData,output reg memWr, output reg memCe
);assign regAddr regcAddr; assign regWr regcWr; assign regData (op Lw) ? rdData : regcData; assign memAddr memAddr_i;always (*) if(rst RstEnable) begin wtData Zero; memWr RamUnWrite; memCe RamDisable; end elsecase(op) Lw: begin wtData Zero; memWr RamUnWrite; memCe RamEnable; end Sw: begin wtData memData; memWr RamWrite; memCe RamEnable; enddefault: begin wtData Zero; memWr RamUnWrite; memCe RamDisable; end endcase
endmodule
MIPS.v
include define.v;
module MIPS(input wire clk,input wire rst,input wire [31:0] instruction,input wire [31:0] rdData,//lsoutput wire romCe,output wire [31:0] instAddr,output wire [31:0] wtData,//lsoutput wire [31:0] memAddr,//lsoutput wire memCe,//lsoutput wire memWr//ls
);wire [31:0] regaData_regFile, regbData_regFile;wire [31:0] regaData_id, regbData_id; wire [31:0] regcData_ex;//wire [5:0] op; wire [5:0] op_id; //ls wire regaRead, regbRead;wire [4:0] regaAddr, regbAddr;wire regcWrite_id, regcWrite_ex;wire [4:0] regcAddr_id, regcAddr_ex;//Jwire [31:0] jAddr;wire jCe;//lswire [5:0] op_ex;wire[31:0] memAddr_ex,memData_ex;wire [5:0] regAddr_mem;wire [31:0] regData_mem;wire regWr_mem;//wire [31:0] hiData_ex;wire [31:0] loData_ex;wire whi_ex;wire wlo_ex;wire [31:0] rhi_ex;wire [31:0] rlo_ex;IF if0(.clk(clk),.rst(rst),.jAddr(jAddr),//J.jCe(jCe),//J.ce(romCe), .pc(instAddr));ID id0(.rst(rst), .pc(instAddr),//J.inst(instruction),.regaData_i(regaData_regFile),.regbData_i(regbData_regFile),//.op(op),.op(op_id),//ls.regaData(regaData_id),.regbData(regbData_id),.regaRead(regaRead),.regbRead(regbRead),.regaAddr(regaAddr),.regbAddr(regbAddr),.regcWrite(regcWrite_id),.regcAddr(regcAddr_id),.jAddr(jAddr),//J.jCe(jCe)//J);EX ex0(.rst(rst),//.op(op), .op_i(op_id), .regaData(regaData_id),.regbData(regbData_id),.regcWrite_i(regcWrite_id),.regcAddr_i(regcAddr_id),.regcData(regcData_ex),.regcWrite(regcWrite_ex),.regcAddr(regcAddr_ex),.op(op_ex),//ls.memAddr(memAddr_ex),//ls.memData(memData_ex),//ls.rhi(rhi_ex),.rlo(rlo_ex),.whi(whi_ex),.wlo(wlo_ex),.hiData(hiData_ex),.loData(loData_ex) ); HiLo hilo0(.rst(rst),.clk(clk),.rhi(rhi_ex),.rlo(rlo_ex),.whi(whi_ex),.wlo(wlo_ex),.hiData(hiData_ex),.loData(loData_ex) );MEM mem0(.rst(rst), .op(op_ex),.regcData(regcData_ex),.regcAddr(regcAddr_ex),.regcWr(regcWrite_ex),.memAddr_i(memAddr_ex),.memData(memData_ex), .rdData(rdData),.regAddr(regAddr_mem),.regWr(regWr_mem),.regData(regData_mem), .memAddr(memAddr),.wtData(wtData),.memWr(memWr), .memCe(memCe));RegFile regfile0(.clk(clk),.rst(rst),//.we(regcWrite_ex),.we(regWr_mem),//.waddr(regcAddr_ex),.waddr(regAddr_mem),//.wdata(regcData_ex),.wdata(regData_mem),.regaRead(regaRead),.regbRead(regbRead),.regaAddr(regaAddr),.regbAddr(regbAddr),.regaData(regaData_regFile),.regbData(regbData_regFile));endmoduleRegFile.v
include define.v
module RegFile(input wire clk,input wire rst,input wire we,input wire [4:0] waddr,input wire [31:0] wdata,input wire regaRead,input wire regbRead,input wire [4:0] regaAddr,input wire [4:0] regbAddr,output reg [31:0] regaData,output reg [31:0] regbData
);reg [31:0] reg32 [31 : 0]; always(*)if(rst RstEnable)regaData Zero;else if(regaAddr Zero)regaData Zero;elseregaData reg32[regaAddr];always(*)if(rst RstEnable) regbData Zero;else if(regbAddr Zero)regbData Zero;elseregbData reg32[regbAddr];always(posedge clk)if(rst ! RstEnable)if((we Valid) (waddr ! Zero))reg32[waddr] wdata;else ;
endmodule
SoC.v module SoC(input wire clk,input wire rst
);wire [31:0] instAddr;wire [31:0] instruction;wire romCe;//lswire memCe, memWr; wire [31:0] memAddr;wire [31:0] rdData;wire [31:0] wtData;MIPS mips0(.clk(clk),.rst(rst),.instruction(instruction),.instAddr(instAddr),.romCe(romCe),.rdData(rdData), .wtData(wtData), .memAddr(memAddr), .memCe(memCe), .memWr(memWr) ); InstMem instrom0(.ce(romCe),.addr(instAddr),.data(instruction));//DataMemDataMem datamem0( .ce(memCe), .clk(clk), .we(memWr), .addr(memAddr), .wtData(wtData), .rdData(rdData) );
endmodulesoc_tb.v
include define.v
module soc_tb;reg clk;reg rst;initialbeginclk 0;rst RstEnable;#100rst RstDisable;#10000 $stop; endalways #10 clk ~ clk;SoC soc0(.clk(clk), .rst(rst));
endmodule
